TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC90A80N,TC90A80F


3-Line Digital Comb Filter for VCR, YNR/CNR, and Skew Correctors (NTSC)

The TC90A80N/F is a 3-line digital Y/C (luminance/chrominance) separation IC for VCR.

In addition to YNR and CNR used for noise reduction in the playback signal, the IC incorporates skew correctors for special playback. The IC is then suitable for processing S-VHS recorded playback signals.

#### **Features**


- TV format: NTSC (3.58)
- Dynamic comb filter
- YNR circuit
- CNR circuit
- Luminance signal non-linear vertical edge corrector (with coring function)
- Luminance signal horizontal frequency characteristic corrector (with coring function)
- Luminance signal line noise canceller
- Record/playback input switch circuit (switches between Y/C and Y inputs)
- Y and C input pins, independently one another (Y: sync tip clamp; C: center bias)
- Re-mixer circuit after Y/C sharpness processing
- Skew detector and correctors (NTSC ×5 Mode: in units of 0.2 H)
- PLL detector for switching frequencies (f<sub>sc</sub>, 2 f<sub>sc</sub>, 4 f<sub>sc</sub> and 8 f<sub>sc</sub> clock inputs)
- 8-bit 4  $f_{sc}$  AD converter (2 channels)
- 10-bit 8 f<sub>sc</sub> DA converter (2 channels)
- 1-H delay line (2 channels)
- I<sup>2</sup>C bus control
- I<sup>2</sup>C bus decode output pin (High/Low)
- 5-V single power operation



Weight

SDIP28-P-400-1.78: 1.7 g (typ.) SOP28-P-450-1.27: 0.8 g (typ.)

#### **Block Diagram**



2 2002-12-04

#### **Pin Functions**

Pin No.	Pin Name	Function	DC Level (V)	Interface Circuit
1	BIAS	ADC bias pin Connect a $0.01$ - $\mu F$ capacitor between this pin and pin 5 (VSS1).	1.3	
2	VRT	ADC bias pin  Sets upper limit of range D for ADC.  Connect a 0.01-µF capacitor between this pin and pin 5 (Vss1).  The output voltage is held at internal level.	3.16	20 Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω
3	V <sub>DD1</sub>	ADC power supply pin (analog)  Apply the same voltage as that of pin 23 (V <sub>DD2</sub> ).	5.0	Internally connected to pin 23 (V <sub>DD2</sub> ).
4	CIN	Chrominance signal input pin ( $I^2C$ Bus function: NR) Because the signal is internally center-biased, it should be applied after cutting the DC component using a capacitor of around 0.01 $\mu F$ .	2.5	4 20 Ω 15 kΩ 15 k
5	V <sub>SS1</sub>	ADC GND pin (analog) Set the same voltage as that of pin 26 (V <sub>SS2</sub> ).	0.0	Internally connected to pin 26 (V <sub>DD2</sub> ).
6	VRB	ADC bias pin Sets lower limit of range D for ADC. Connect a 0.01-µF capacitor between this pin and pin 5 (Vss1). The output voltage is held at internal level.	1.83	9 6600 0 1.14 kΩ
7	YIN	Luminance signal input pin (I²C Bus function: NR)  Because sync tip clamp is internally used, the signal should be applied after cutting the DC component using a capacitor of around 0.47 µF.	Sync Tip NR Mode : 1.86 YCS Mode : 1.83	20 Ω 1 20
8	TEST	Pin for reset control and test control when shipping. Reset control: Applying pulse of 10 μs or longer while the pin is at High with power on resets all the I <sup>2</sup> C bus settings to 0. For normal use, set the pin to Low.	0.0	150 Ω 8 w z

3

Pin No.	Pin Name	Function	DC Level (V)	Interface Circuit
9	YCIN	Composite video signal input pin ( $I^2C$ Bus function: YCS) Because sync tip clamp is internally used, the signal should be applied after cutting the DC component using a capacitor of around 0.47 $\mu F$ .	Sync Tip YCS Mode : 1.86 NR Mode : 1.83	20 Ω 20 Ω 20 Ω
10	V <sub>SS3</sub>	Logic and DRAM GND pin (digital) Separate digital $V_{SS}$ from analog $V_{SS}$ .	0.0	_
11	KIPVIN	Killer control and pseudo vertical pulse (PV) input pin (M or H polarity can be selected using I <sup>2</sup> C Bus.)  In Killer mode, Y/C separation, vertical enhancer, CNR, and YNR are halted. PV input: Vertical mask signal for detecting skew. Apply PV which is synchronous with input video signal. For normal use, or not in use, set the pin to Low.	3-level input	700 Ω 3.2 V 11 1.4 V
12	V <sub>DD3</sub>	Logic power supply pin (digital) Separate digital V <sub>DD</sub> from analog V <sub>DD</sub> .	5.0	_
13	V <sub>DD4</sub>	DRAM power supply (digital) Separate digital $V_{DD}$ from analog $V_{DD}$ .	5.0	_
14	CSYNCIN	Composite sync pulse input pin for detecting skew Apply sync separation pulse (positive polarity pulse) of the input video signal. When not in use, set to Low.	_	700 Ω ————————————————————————————————————
15	SCL	I <sup>2</sup> C bus clock input pin	_	700 Ω 15
16	SDA	I <sup>2</sup> C bus data input/output pin	_	700 Ω ACK
17	HDPVOUT	Sync output pin  In Skew Correction Mode: Output can be selected as either HD pulse which is synchronous with output video signal or signal mixed with input PV.  In modes other than Skew Correction, drives out C Composite sync pulse. Use for later-stage circuit such as 3DNR.	_	17

Pin No.	Pin Name	Function	DC Level (V)	Interface Circuit
18	MODE1	MODE1 output pin  High or Low output voltage signal can be selected using I <sup>2</sup> C bus. Use for controlling peripheral circuits.	_	18
19	FSC	Clock input pin  Apply sine wave locked to the frequency of the input video burst signal. One of the four frequencies (f <sub>sc</sub> , 2f <sub>sc</sub> , 4f <sub>sc</sub> , and 8f <sub>sc</sub> ) can be selected using I <sup>2</sup> C bus.	2.45	19 170 Ω KΩ 300 KΩ
20	$V_{DD5}$	PLL power supply pin (analog)	5.0	_
21	$V_{SS5}$	PLL GND pin (analog)	0.0	_
22	FIL	VCO control pin  Connect lag-lead filter between this pin and pin 21 (Vss <sub>5</sub> ).	3.0	90 Ω (22) (100 Ω (4))
23	$V_{DD2}$	DAC power supply pin (analog) Apply the same voltage as that of pin 3 (V <sub>DD1</sub> ).	5.0	Internally connected to pin 3 (V <sub>DD1</sub> ).
24	V <sub>B2</sub>	DAC bias 2 pin  Connect a 0.01-µF capacitor between this pin and pin 26 (V <sub>SS2</sub> ).	3.4	24
25	YOUT	Luminance signal output pin When Y/C Re-Mix Mode is selected using I <sup>2</sup> C bus, this pin drives out a composite video signal.	Sync Tip : 2.46	C 004 C 004 C 004
26	V <sub>SS2</sub>	DAC GND pin (analog) Set the same voltage as that of pin 5 (V <sub>SS1</sub> ).	0.0	Internally connected to pin 5 (V <sub>SS1</sub> ).

Pin No.	Pin Name	Function	DC Level (V)	Interface Circuit
27	COUT	Chrominance signal output pin When Y/C Re-Mix Mode is selected using I <sup>2</sup> C bus, this pin drives out no signal.	3.7	27 CC 0004
28	V <sub>B1</sub>	DAC bias pin 1  Connect a 0.01-µF capacitor between this pin and pin 26 (V <sub>SS2</sub> ).	1.6	28

Note 1: Caution regarding external circuits (component allocation) for improving S/N and stabilizing operation:
Power supply pins are paired with GND pins. Read the section on Pin Functions and connect a ceramic capacitor and an electrolytic capacitor directly between power supply and GND pins.

Toshiba recommend using a capacitor of 0.1 µF or more between analog power supply and GND pins. (For digital pins, use a 0.01-µF capacitor.)

#### **IC Control Specifications**

- Functions and characteristics of this IC are set using the I<sup>2</sup>C bus.
- The data transfer format conforms to the Philips I<sup>2</sup>C bus format.
- When reset signal is applied, the following DATA bits are all cleared to 0.
- Data transfer format

_											
S	Slave address (8 bits)	Α	DATA1	Α	DATA2	Α	DATA3	Α	DATA4	Α	Р

Slave address: B4H S: Start condition, A: Acknowledgement, P: Stop condition

#### Outline of I<sup>2</sup>C bus format

I<sup>2</sup>C bus transfers data between ICs using two lines: data (SDA) and clock (SCL).


The I<sup>2</sup>C bus starts according to the start condition and ends according to the stop condition.

The start condition is satisfied if SDA changes from High to Low when SCL is High.

The stop condition is satisfied if SDA changes from Low to High when SCL is High.

The length of data to be transferred is 8 bits. Data are transferred via the SDA line. An acknowledge (ACK) bit is required after a data byte. The bus line must be pulled up to the power supply level using a resistor. When SCL is High, data must not be changed.

#### I<sup>2</sup>C bus control signal timing



Characteristics	Symbol	Min	Max	Unit
SCL clock frequency	f <sub>SCL</sub>	0	100	kHz
Hold time to satisfy start condition	t <sub>HD</sub> ; STA	4.0	_	μs
SCL clock Low period	t <sub>LOW</sub>	4.7	_	μs
SCL clock High period	tHIGH	4.0	_	μs
Data hold time	t <sub>HD</sub> ; DAT	0	3.45	μs
Data setup time	t <sub>SU</sub> ; DAT	250	_	ns
SDA/SCL signal rise time	t <sub>r</sub>	_	1000	ns
SDA/SCL signal fall time	t <sub>f</sub>	_	300	ns
Stop condition setup time	t <sub>SU</sub> ; STO	4.0	_	μs
Bus free time between stop and start conditions	t <sub>BUF</sub>	4.7	_	μs

Purchase of TOSHIBA  $I^2C$  components conveys a license under the Philips  $I^2C$  Patent Rights to use these components in an  $I^2C$  system, provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

Slave address: 1011010x

### I<sup>2</sup>C Bus Control Data List

## I<sup>2</sup>C Bus Control List

	D7	D6	D5	D4	D3	D2	D1	D0	
	Function	Skew		C-Delay		D-Range	Input Clock		
DATA1	0: YCS 1: NR	0: OFF 1: ON	000: ±0 ns 001: -70 010: -140	011: -210 100: ±0 ns 101: +70	110: +140 111: +210	0: 2 V <sub>p-p</sub> 1: 1 V <sub>p-p</sub>	00: f <sub>sc</sub> 01: 2 f <sub>sc</sub>	10: 4 f <sub>SC</sub> 11: 8 f <sub>SC</sub>	
	CNR	Gain		CNR Lim.		CNR Corr.	Mode1	Y-EQ/N.C f <sub>o</sub>	
DATA2	00: OFF 01: 0.5	10: 0.625 11: 0.75	000: 1 001: 3 010: 5	011: 7 100: 9 101: 11	110: 13 111: 15	0: ON 1: OFF	0: Low 1: High	0: High 1: Low	
	Y-EQ	( Gain	Y-EQ/N	N.C Lim	YNR Corr.	Pulse M/H	Sync Out	Y/C Mix	
DATA3	00: OFF 01: 0.125	10: 0.25 11: 0.5	00: OFF 01: H2 (L4)	10: H4 (L8) 11: H8 (L14)	0: ON 1: OFF	0: PV 1: Killer	0: HD 1: HD + PV	0: OFF 1: ON	
	V-	Emph Gain (Y0	CS)	V	-Emph N.L (YC	S)	V-Emph Core (YCS)		
	000: OFF 001: +0.25 010: +0.25	011: +0.50 100: +0.75 101: +1.00	110: +1.25 111: +1.50	000: 4 001: 8 010: 12	011: 16 100: 20 101: 24	110: 28 111: 32	00: OFF 01: 1	10: 2 11: 3	
DATA4		YNR Gain (NR	)		YNR Lim (NR)		YNR M	ode (NR)	
	000: OFF 001: 0.125 010: 0.25	011: 0.375 100: 0.5 101: 0.625	110: 0.75 111: 0.875	000: 1 001: 3 010: 5	011: 7 100: 9 101: 11	110: 13 111: 15	00: YNR-W 01: YNR-N	10: YCOMB-W 11: YCOMB-N	

## Description of I<sup>2</sup>C Bus Control

	-	
(1)	Function	: Controls input signal and IC functions. (YCS: Y/C-IN $\rightarrow$ 3 line Y/C separation, NR: Y and C input independently $\rightarrow$ YNR, CNR)
(2)	Skew	: Controls skew correction. (OFF: normal mode, ON: Corrects skew every 0.2 H.)
(3)	C-Delay	: Controls Y/C time. (Switches chroma signal delay time. $\dashv$ Advances chroma signal.
(4)	D D	+: Delays chroma signal.)
(4)	D-Range	: Controls input/output gain. (2 Vp-p: 1 V input 2 V output, Gain = 6dB, 1 Vp-p: 1 V input 1 V output, Gain = 0dB)
(5)	Input Clock	: Controls clock PLL. (Select input clock.)
(6)	CNR Gain	: Controls CNR cyclic coefficient/subtraction gain. (OFF: Stops CNR. 0.75: Maximum
		effect)
(7)	CNR Lim.	: Controls the CNR limiter. (Limiter level when converting 100 IRE input.: $4 \approx -31 dB$ to $18 \approx -18 dB$ )
(8)	CNR Corr.	: Controls CNR correlation/non-correlation
		ON: Controls CNR correlation/non-correlation. → Low vertical color misalignment
		OFF: Maximum → effect with vertical color misalignment
(9)	Mode1	: Controls parallel output. (Low: Drives out voltage approx. VSS. High: Drives out voltage approx. VDD.)
(10)	Y-EQ fo	: Corrects Y frequency characteristic and controls Y-NC bottom frequency. (high: 4/3
(10)	1 124 10	f <sub>sc</sub> , low: f <sub>sc</sub> )
(11)	Y-EQ Gain	: Controls Y frequency characteristic correction addition gain. (OFF: Stops frequency
		characteristic correction. 0.5: Corrects by +3dB at 3 MHz.)
(12)	Y-EQ/N.C Lim	: Controls Y frequency characteristic correction coring level and Y-NC limiter. (OFF: N.C OFF, H*: Limiter level when Y-EQ f <sub>0</sub> = high, L*: Limiter level when Y-EQ f <sub>0</sub> = low, When converting 100 IRE input, limiter levels are as follows.2: -37dB, 4: -31dB,
		8: -25dB, 14: -20dB)
(13)	YNR Corr.	: Controls YNR correlation/non-correlation
		ON: Controls YNR correlation/non-correlation → Low Y vertical color misalignment
		OFF: Maximum effect → with Y vertical color misalignment
(14)	Pulse Middle/High	: Controls High pulse input polarity. (PV: PV with M/H and Killer with Middle/Low, Killer: Killer with M/H and PV with M/L)
		PV: Used for vertical-masking PLL for detecting skew and driving out HD + PV
		when compensating skew.
		Killer: Used for controlling separation Off, V-Emph Off in YCS Mode, and YNR/CNR
		Off in NR Mode.
(15)	Sync Out	: Controls pulse output in Skew Correction Mode. (HD: Drives out HD which is
		synchronous with output signal. HD + PV: Mixes PV in HD which is synchronous
		with to output signal.) HD lock phase is not held (varies from 500 ns to 600 ns).
		In modes other than Skew Correction, drives out input C.SYN after delaying approx.
		560 ns.
(16)	Y/C Mix	: Controls Y/C mix output. (OFF: Drives out separated Y and C. ON: Drives out mixed
		Y and C from the Y output pin. The C output pin is mute.)
(17)	V-Emph Gain (YCS	): Controls vertical enhancer gain. (OFF: Enhancer Off. +1.5: Maximum effect)
(18)	V-Emph N.L (YCS)	: Controls vertical enhancer non-linear point. (4: Low effect, 32: Maximum effect)
(19)	V-Emph Core (YCS)	): Controls vertical enhancer coring. (OFF: Coring Off. 3: Emphasizes non correlation of approx. 15 mV or more.)
(20)	YNR Gain (NR)	: Controls YNR cyclic coefficient/subtraction gain. (OFF: Stops YNR. 0.875: Maximum
(20)	1111 Muiii (1111)	effect)
(21)	YNR Lim (NR)	: Controls the YNR limiter. (Limiter level when converting 100 IRE input.: $1 \approx$
\ <b>-</b> 1/	1111 1111 (1111)	$-43\text{dB}\sim15\approx-19\text{dB}$ )
(22)	YNR Mode (NR)	: Controls YNR and Y-COMB bandwidths. (*-W: Wideband, *-N: Narrowband)
		f DATA4 D7 to DATA4 D0 vary according to the setting of DATA1 D7 (function).)
,		3 · · · · · · · · · · · · · · · · · · ·

9 2002-12-04

#### **Functions**

Bus Setting	Bus Setting		Function																											
Function	Skew	Y/C Sep	C- Delay	Drang	CK Select	CNR	YNR	Y- EQ/NC	V- Emph	Skew	Killer	P- M/H	Sync output	Y/C MIX	Y- OUT	C- OUT														
	OFF	3 Line Comb Sep	0	0	0	C-N.C	×	0	0	×	0	0	C.Sync	OFF	Y	С														
YCS (composite video	011				0		٦	)					O.Oyric	ON	Y/C	Mute														
signal input)		ON	BPF	BPF					0	0	0		×	0	0	0	0	0	HD·PV	OFF	Υ	С								
		Sep				C-N.C	,	O	)	)	)	)	TIDIV	ON	Y/C	Mute														
	OFF		~		×	v	¥	¥	¥	×	×	×	×	×	ν.	¥	0	0	0	0	0	0	×	×	0	0	C.Sync	OFF	Y	С
NR (Y and C input	011	,			O .	Ů	0				0	0	C.Oyric	ON	Y/C	Mute														
independently)	ON	×	0	0	0		×	0	×	0	0	0	HD·PV	OFF	Y	С														
	ON	^	J			C-N.C		J	.,	)	)	)	TID I V	ON	Y/C	Mute														

O: Specified, x: Not specified

#### **Description of Functions**

- (1) 3-line Y/C separation circuit (VTR Record Mode)
  - Provides clear Y and C separation using a dynamic comb filter, which logically extracts the chrominance signal, based on the result of detecting vertical 3-line non correlation using two 1-H delay lines. Also incorporates a vertical edge enhancer with coring function, which produces a clearer record signal with suppressed noise.
- (2) YNR and CNR circuits (VTR Playback Mode)
  Independently incorporates cyclic noise reduction using 1-H delay lines for Y and C, effectively reducing vertical non-correlation noise in the playback signal.
- (3) Skew corrector (Special Playback Mode for VHS VTR  $\times 5$  speed videotape)
  - From composite sync pulse signal (sync separation output) detects horizontal skew in units of 0.2 H (×2 = 0.4 H before and after Cue/Rev noise bar) generated at special playback of VHS VTR ×5 speed videotape. Using the detection result, automatically corrects horizontal skew included in the input playback video signal by switching the delay time for line memory.

This function can be used for both composite video signals and independently applied Y and C signals.

- 1) Pseudo vertical (PV) signal and composite signal necessary for detecting skew Based on the reference signal of the horizontal frequency generated from the input composite sync signal, detects the position of input sync signal in units of 0.2 H. Because skew is detected due to the noise included in the input composite signal, apply the composite sync signal from which noise is reduced to some extent at sync separation (no filter in the IC).
  - Note that erroneous skew detection around the period where vertical sync signal is included can be prevented by halting skew detection and by setting PLL to the fh as reference during the PV pulse period. So, apply pseudo vertical signal.
- 2) Supplementary function: pin 17 (HDPVOUT)
  - In Skew Correction Mode, pin 17 drives out the HD pulse (width: approx. 4  $\mu$ s) which synchronizes with the video signal after skew correction; in modes other than Skew Correction, pin 17 drives out the input composite sync signal. Pin 17 can also be used for output with the input PV mixed using the I<sup>2</sup>C bus (in Skew Correction Mode only). Use pin 17 for later-stage circuit such as 3DNR. Note, however, that since the HD lock position and jitter performance are not designed for high precision, do not use pin 17 directly for circuits requiring high precision.
- 3) Recommended use conditions (eg, search speed)
  - Since the skew amount is not the same for Cue/Rev with ×5 speed tape, depending on the search speed, after skew correction, horizontal synchronization may become inconsistent at junctions between fields. As a result, the time for each field differs and vertical synchronization degrades.
  - To avoid this phenomenon, it is necessary to select a search speed where four types of skew comprise a cycle during a 1-V pulse period (excluding PV pulse period). Consider a search speed with no or not much degradation of vertical synchronization, paying attention to the position of the noise bar. (Example): In  $\times 11$  Cue Mode, skew for the 1-V pulse period consists of Skew  $0~H \rightarrow noise \rightarrow skew 0.4~H$ 
    - $\rightarrow$  noise  $\rightarrow$  skew 0.8 H  $\rightarrow$  noise  $\rightarrow$  skew 0.2 H  $\rightarrow$  noise  $\rightarrow$  skew 0.6 H  $\rightarrow$  noise  $\rightarrow$  skew 0 H. Where, consistency of horizontal synchronization is maintained. Degradation of vertical synchronization can also be made less conspicuous visually by increasing the search speed.

#### Maximum Rating (Ta = 25°C)

Characteri	stics	Symbol	Unit		
Supply voltage		$V_{DD}$	V <sub>SS</sub> + 6.0	V	
Input voltage		$V_{IN}$	$V_{SS}$ – 0.3 to $V_{DD}$ + 0.3	V	
Potential difference be supply pins	etween power (Note 2)	$V_{DG}$	0.4	٧	
Power dissipation	TC90A80N	D <sub>n</sub>	900	mW	
(Note 3)	TC90A80F	$P_{D}$	600	IIIVV	
Storage temperature		T <sub>stg</sub>	-55 to +125	°C	

Note 2: Connect pin 3 to pin 23. The potential difference among all power supply pins, 3 (23), 12, 13, and 20, must not exceed 0.4 V.

The potential difference among VSS pins 5, 10, 21, and 26 must not exceed 0.01 V.

Note 3:  $Ta = 75^{\circ}C$  for TC90A80F mounted on a PCB (70 mm × 70 mm × 1.6 mm)

#### **Recommended Operating Conditions**

Characteristics	Symbol	Min	Тур.	Max	Unit
Supply voltage	$V_{DD}$	4.75	5.00	5.25	V
Potential difference between pins 3 and 23 (Note 4)	V <sub>DG1</sub>	_	0	0.04	V
Potential difference among power supply pins 3,12, 13, and 20	V <sub>DG2</sub>	_	0	0.15	٧
Potential difference among V <sub>SS</sub> pins 5, 10, 21, and 26	V <sub>SG</sub>	_	0	0.01	٧
Input voltage	V <sub>IN</sub>	0	_	V <sub>DD</sub>	V
Operating temperature	T <sub>opr</sub>	-10	_	75	°C

Note 4: Since power supply pins 3 and 23 are connected in the IC, supply power to them at the same voltage. If there is a large potential difference between the pins, a large current flows through the IC causing degradation or damage due to heat stress.

Maximum ratings: A set of specified parameter values which must not be exceeded during operation, even for an instant. If any of these limit values is exceeded during operation, it causes permanent damage to the TC90A80N/F. Therefore, care must be exercised that the TC90A80N/F operates within the specified ranges.

Recommended operating conditions: Minimum, typical and maximum values for key operating parameters such as supply voltage, DC voltage and operating temperature. Ensuring that the parameter values remain within these specified ranges during operation will help to ensure that the integrity of the TC90A80N/F is not compromised. When designing video equipment, be aware that the TC90A80N/F can function within the recommended operating ranges.

#### **Electrical Characteristics**

DC Characteristics (Ta = 25°C,  $V_{DD}$  = 5.00 V, clock input: 3.579545 MHz, 0.5  $V_{p-p}$ ,  $I^2C$  BUS: according to test conditions)

	Pin	Pin						-	Test Condi	tions (Rem	arks)		
Characteristics	No.	Name	Symbol	Min	Тур.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4	
Power supply	3, 12, 13,	V <sub>DD</sub>	I <sub>DD</sub>	60	85	105	mA	I <sup>2</sup> C bus setup  • Input signal :	0 0 Apply NTS	0 0 SC color ba	0 0 ar at 1-Vp-p	0 0 to pin 9.	
i ower suppry	20, 23	∙ טט	טטי	00	00	103	IIIA	Test content :	Measure th	he total cui		ver	
	1	BIAS	V <sub>1</sub>	0.9	1.3	1.7	٧	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0	
	2	VRT	V <sub>2</sub>	3.02	3.16	3.30	٧	• Input signal :	Not apply	to pins 4, 7	7, and 9.		
	4	CIN	V <sub>4</sub>	2.4	2.5	2.6	٧	Test content : Measure the DC voltage of those pins					
	6	VRB	V <sub>6</sub>	1.69	1.83	1.97	٧						
	7	YIN	V <sub>7</sub>	1.69	1.83	1.97	>						
Pin voltage	9	YCIN	V <sub>9</sub>	1.72	1.86	2.00	>						
Pili voltage	19	FSC	V <sub>19</sub>	2.00	2.45	2.90	V						
	22	FIL	V <sub>22</sub>	1.8	3.0	4.2	V						
	24	V <sub>B2</sub>	V <sub>24</sub>	3.0	3.4	3.8	V						
	25	YOUT	V <sub>25</sub>	2.37	2.5	2.63	V						
	27	COUT	V <sub>27</sub>	3.52	3.7	3.88	V						
	28	V <sub>B1</sub>	V <sub>28</sub>	1.2	1.6	2.0	V						
								I <sup>2</sup> C bus setup	4 0	0 0	0 2	0 0	
	11: KIPVIN		VIML	V <sub>SS</sub>	_	1.0	V	• Input signal : • Test content :	Apply DC	voltage to		measure	
3-level input voltage			VIMM	1.8	_	2.8	٧	V <sub>IML</sub> : Normal operation  V <sub>IMM</sub> : Stops Y/C separation (drives out composite video signal to pin 25).  V <sub>IMH</sub> : Receives PV					
			V <sub>IMH</sub>	3.6	_	V <sub>DD</sub>	V	(drives out High (V <sub>OH</sub> ) to pin 17).  Operations of V <sub>IMM</sub> and V <sub>IMH</sub> are inverted by DAT = 1 of the I <sup>2</sup> C bus settings.  To support high-speed pulse input, the circuit must no hysteresis					
			.,	4		.,		I <sup>2</sup> C bus setup	0 0	0 2	0 0	0 0	
			V <sub>IH</sub>	4	_	V <sub>DD</sub>	V	• Test content :	16. Chang	e the DC v	oltage and	check	
2-level input voltage	8 : TEST 14: CSYNCIN 15: SCL 16: SDA		V <sub>IL</sub>	V <sub>SS</sub>	_	1	٧		to those pichange on input botto and 16. set signal, oel. set signal, oet signal, o	ins by mon pins 17 ar om voltage composite		DC sure the 8, 14, 15	

		V <sub>OH</sub>	4.6	_	$V_{DD}$	V	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0	
			VOH	4.0	_	<b>∨</b> DD		I <sup>2</sup> C bus setup	0 0	0 2	0 0	0 0
Output voltage	17: HC 18: MC	OPVOUT ODE1 Vol		V <sub>SS</sub>	ı	0.4	V	Voh : Connect and GNI      Vol : Connect and Vol	pplied with	a 4.7-kΩ 17/18		
	16	6 SDA			_	0.4	٧	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0
			Vack	V <sub>SS</sub>				• Test content :		he ACK ou lied with a		
								Connect a 4.7-k	$\Omega$ resistor	between p	in 16 and \	DD.

13 2002-12-04



#### **AC Characteristics**

## Luminance signal input/output characteristics (Ta = 25°C, $V_{DD}$ = 5.00 V, clock input: 3.579545 MHz, 0.5 $V_{p-p}$ , $I^2C$ bus: according to test conditions)

•												
	Symbol	N 4:	Т	Mari	I lada		Test Condi	tions (Rem	narks)			
Characteristics	Syllibol	Min	Тур.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4		
Recommended input level	V <sub>YIN</sub>	_	1.0	1.3	V	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
						• Input signal :	Apply whi	te 100% si	gnal to pin	s 7 and 9.		
				6.5		I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
Low-frequency gain	GY	5.5	6.0		dB	• Input signal :	Apply whi	te 100% si	ignal at 1-∖	/p-p to pin		
						• Test content:	Compare input leve		tput level	with pin 9		
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
						• Input signal	: Apply 1-\	/p-p, 2.5-V	DC offset	sine		
Comb characteristic	Ycom	40	45	_	dB		wave to p	oin 9.				
						Test content	Measure	gain differ	nge input fi ence betwe 5.579545 M	en		
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
				Input signal : Apply 1-Vp-p, 2.5-V DC offset sine								
Frequency characteristic	FY	-2	-1	0	dB	wave to pin 9.						
		_				Test content	input freq	uency. Me	ller Mode. easure gain 0.5 MHz a			
Differential error	L	-1	0	+1	LSB	(reference valu	e)					
Integral error	В	-3	0	+3	LSB	(reference valu						
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
Output impedance	Zy	250	400	700	Ω	Input signal	: Input 1-V pin 9.	p-p, 15-kH	z square w	ave to		
	_,					Test content: Calculate output impedance, AC applied with/without 300-Ω resisto connected between pin 25 and GN						
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
Fundamental clock leakage	L <sub>1fy</sub>	_	0.3	1.0	mVrms	• Input signal	: No input	to pin 9.				
· andanisma cison isanage	iiy					• Test content		f <sub>sc</sub> (3.579) nt of pin 2				
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
Clock leakage 1	L <sub>4fy</sub>	_	4	_	mVrms	• Input signal	: No input	to pin 9.	1			
Стоск теакаде т	_4iy		4		invrms	• Test content		4 f <sub>sc</sub> (14.3 nt of pin 2		)		
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
Clock leakage 2	L <sub>8fy</sub>	_	20	_	mVrms	• Input signal	: No input	to pin 9.	1			
Clock leakage 2	-ory					• Test content		8 f <sub>sc</sub> (28.6 nt of pin 2		)		



## Chrominance signal input/output characteristics (Ta = 25°C, $V_{DD}$ = 5.00 V, clock input: 3.579545 MHz, 0.5 $V_{p-p}$ , $I^2C$ bus: according to test conditions)

Characteristics	Symbol	Min	Tvr	May	Linit		st Condition			I			
Characteristics	Symbol	IVIIN	Тур.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4			
						I <sup>2</sup> C bus setup	8 0	0 0	0 0	0 0			
Recommended input level	V <sub>CIN</sub>	_	1.0	1.3	V	Input signal : Apply chroma 100% signal to pin 4. (To pin 4, chrominance signal only; to pin 9, composite video signal)							
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0			
						I <sup>2</sup> C bus setup	8 0	0 0	0 0	0 0			
Chrominance signal gain	GC	4.5	5.2	5.8	dB	Input signal : Apply chroma 100%, 0.714-Vp-p signal to pins 4 and 9. (To pin 4, chrominance signal only; to pin 9, composite video signal)							
						Test content :	Compare input leve		ıtput level	with			
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0			
						• Input signal :	Apply 0.7	14-Vp-p,	2.5-V DC	offset			
Comb characteristic	Ccom	35	40	_	dB		sine wave	•					
Comb characteristic							Monitor p frequency between 3 3.579545	v. Measur 3.57168 N	e gain dif				
						I <sup>2</sup> C bus setup	8 0	0 0	0 0	0 0			
BPF frequency characteristic						• Input signal :	Apply 0.7	14-Vp-p s	sine wave	to pin 4.			
	BWC	-0.5	-0.2	0	dB	Test content :	Monitor p frequency between 3 3.079545	v. Measur 3.579545	e gain dif	ference			
				_		I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0			
Differential gain	DG	0	2	5	%	• Input signal :	Apply 1-V 40 IRE) to		ep stairca	se (0 =			
Differential phase	DP	0	2	5	o	Test content :	Monitor p (p-p value		g vector	scope			
			400			I <sup>2</sup> C bus setup	8 0	0 0	0 0	0 0			
		250				• Input signal :	Apply 1-V	p-p chror	na 100%	signal to			
Output impedance	Zc			700	Ω	• Test content :		ith/withou	ıt 300-Ω r	esistor			
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0			
Fundamental wave clock	L <sub>1fc</sub>	_	0.3	1.0	mVrms	• Input signal :	No input t	o pin 9.					
leakage	-110					• Test content :	Measure compone	00 (		)			
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0			
Clock leakage 1	L <sub>4fc</sub>	_	4	_	mVrms	• Input signal :	No input t	o pin 9.					
	-410	_				Test content :	Measure compone			z)			
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0			
Clock leakage 2	L <sub>8fc</sub>	_	20		mVrms	• Input signal :	No input t	o pin 9.					
	-oic					Test content :	Measure compone			z)			



#### **YNR Characteristics**

#### (Ta = 25°C, $V_{DD}$ = 5.00 V, clock input: 3.579545 MHz, 0.5 $V_{p-p}$ , $I^2C$ bus: according to test conditions)

Q1	Cumbal		_			Tes	t Condition	ons (Rem	arks)			
Characteristics	Symbol	Min	Тур.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4		
						I <sup>2</sup> C bus setup	8 0	0 0	0 8	FC		
Y comb characteristic 1	YNRW1	I	-23	-20	dB	Test content :	sine wave	e to pin 7. in 25. nput frequence bet	uency. Me	easure		
						I <sup>2</sup> C bus setup	8 0	0 0	0 8	FD		
Y comb characteristic 2	YNRN1	-	-20	-17	dB	Input signal : Apply 71.4 mVp-p, 2.5-V DC offset sine wave to pin 7.      Test content : Monitor pin 25.     Change input frequency. Measure gain difference between 629.36 kHz and 621.493 kHz.						
				-7 dB • 1		I <sup>2</sup> C bus setup	8 0	0 0	0 8	FE		
Y comb characteristic 3	YCOBW1	I	-9		<ul> <li>Input signal : Apply 71.4 mVp-p, 2.5-V DC offset sine wave to pin 7.</li> <li>Test content : Monitor pin 25.         Change input frequency. Measure gain difference between 629.36 kHz and 621.493 kHz.     </li> </ul>							
						I <sup>2</sup> C bus setup	8 0	0 0	0 8	FF		
Y comb characteristic 4	YCOBN1	_	-12	-10	dB	<ul> <li>Input signal : Input 71.4 mVp-p, 2.5-V DC offset sine wave to pin 7.</li> <li>Test content : Monitor pin 25.         Change input frequency. Measure gain difference between 629.36 kHz and 621.493 kHz.     </li> </ul>						

#### **CNR Characteristic**

#### (Ta = 25°C, V<sub>DD</sub> = 5.00 V, clock input: 3.579545 MHz, 0.5 Vp-p, I<sup>2</sup>C bus: according to test conditions)

01	Company of		Тур.	Max	Unit	Test Conditions (Remarks)						
Characteristics	Symbol	Min				I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4		
						I <sup>2</sup> C bus setup	8 0	FC	0 0	0 0		
C comb characteristic	CNR	I	-14	-12	dB	• Test content :	sine wave Monitor p Change in	e to pin 4. in 27. nput frequ rence bet	iency. Me ween 3.5	easure		



# PLL characteristic (Ta = 25°C, $V_{DD}$ = 5.00 V, clock input: according to test conditions, $I^2C$ bus: according to test conditions)


Chausata viation	Cumbal	N 4:	T	Mari	I India	Tes	st Condition	ons (Rem	arks)	
Characteristics	Symbol	Min	Тур.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4
		±100				I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0
Pull-in frequency range	Δf <sub>ckN</sub>			_	kHz	• Clock input :	Change ii	nput frequ	uency at 0	.5 Vp-p.
T dil il licquericy range	ΔiCKIN	1100			KI IZ		Change ii (3.579545 measure	5 MHz) as	referenc	e and
					I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0	
Operating input amplitude 1						Clock input :	Change ii (3.57954		litude at f <sub>s</sub>	SC
							Increase 0 Vp-p ar for PLL.			
	V <sub>ck</sub>	0.3	0.5	2.0		I <sup>2</sup> C bus setup	0 1	0 0	0 0	0 0
					V <sub>p-p</sub>	Clock input:	Change ii (7.15909		litude at 2	f <sub>sc</sub>
							Increase 0 Vp-p ar for PLL.			
						I <sup>2</sup> C bus setup	0 2	0 0	0 0	0 0
						Clock input :	Change ii (14.31818		itude at 4	f <sub>sc</sub>
							Increase 0 Vp-p ar for PLL.			
						I <sup>2</sup> C bus setup	03	0 0	0 0	0 0
			1.0	2.0		• Input signal :	Apply 10- wave to p		o-p triang	ular
Operating input amplitude 2	out amplitude 2 V <sub>ck8</sub>	0.5			V <sub>p-p</sub>	Clock input :	Change ii (28.63636		litude at 8	$f_{SC}$
							Increase 0 Vp-p ar where pir	nd measu	re input a	mplitude



# HD Reference Characteristics (Ta = 25°C, $V_{DD}$ = 5.00 V, clock input: 3.579545 MHz, 0.5 $V_{p-p}$ , $I^2C$ bus: according to test conditions)


Characteristics	Symbol	Min	Typ.	Max	Unit	Tes	st Condition	ons (Rem	arks)			
Characteristics	Symbol	IVIIII	Typ.	IVIAX	Offic	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4		
						I <sup>2</sup> C bus setup	4 0	0 0	0 0	0 0		
HD output pulse width	HDW	_	4.4	_	μs	• Input setting:	pin 11 = 0	) V, pin 14	4 = 0 V			
						• Test content:	Measure	HD pulse	width of p	oin 17.		
				I <sup>2</sup> C bus setup	4 0	0 0	0 0	0 0				
HD free-running frequency	HDF	_	15.734	_	kHz	• Input setting :	pin 11 = 5	V, pin 14	4 = 0 V			
						• Test content :	Measure	HD freque	ency of pi	n 17.		
						I <sup>2</sup> C bus setup	4 0	0 0	0 0	0 0		
HD pull-in frequency range	HDPU	_	±280	_	Hz	• Test content :	g: Set pin 11 to 0 V, and apply pulse signal whose High period is 4 µs and amplitude is 5 V (increase from 0 V to 5 V) to pin 14. Change input frequency.  nt: Change input frequency with fh (15.734 kHz) as reference and measure pull-in range where HD frequency of pin 17 locks to the input frequency.					
						I <sup>2</sup> C bus setup	4 0	0 0	0 0	0 0		
Minimum input sync pulse width	um input sync pulse width HD — 300 — ns	ns	Input setting: Set pin 11 to 0 V, and apply f <sub>h</sub> (15.734 kHz) pulse signal whose amplitude is 5 V (increase from 0 to 5 V) to pin 14. Change High									

#### **Test Circuit**




#### **SW Control Table**

Measuring characteristic (symbol)	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	SW9	SW10	SW11	SW12
Supply current	1	1	3	2	1	2	2	3	3	2	1	1
Pin voltage	2	2	3	2	2	2	2	3	3	2	1	1
3-level input voltage	1	1	3	2	1	1	2	3	3	2	1	1
2-level input voltage	1	1	3	1	1	2	1	3	3	2	1	1
Output voltage	1	1	3	2	1	2	1	1, 2	1, 2	2	1	1
Low-frequency gain	1	1	3	2	1	2	2	3	3	2	1	1
Comb characteristic (Ycom)	1	1	2	2	1	2	2	3	3	2	1	1
Frequency characteristic	1	1	2	2	1	1	2	3	3	2	1	1
Output impedance (Zy)	1	1	3	2	1	2	2	3	3	2	1, 2	2
Fundamental wave clock leakage (L <sub>1fy</sub> )	2	2	3	2	2	2	2	3	3	2	1	1
Chrominance signal gain	1	1	3	2	1	2	2	3	3	1	1	1
Comb characteristic (Ccom)	1	1	2	2	1	2	2	3	3	1	1	1
BPF frequency characteristic	1	1	3	2	1	2	2	3	3	1	1	1
Output impedance (Zc)	1	1	3	2	1	2	2	3	3	1	1, 2	2
Fundamental wave clock leakage (L <sub>1fc</sub> )	2	2	3	2	2	2	2	3	3	1	1	1
Y comb frequency characteristic 1, 2, 3, 4	1	1	1	2	1	2	2	3	3	2	1	1
CNR characteristic	1	1	3	2	1	2	2	3	3	1	1	1
PLL characteristic (3 items)	1	1	3	2	1	2	2	3	3	2	1	1
HD reference characteristic (4 items)	1	1	3	2	1	1	1	3	3	2	1	1
I <sup>2</sup> C bus control characteristic	1	1	3	2	1	2	2	3	3	2	1	1



#### **Package Dimensions**

SDIP28-P-400-1.78 Unit: mm





Weight: 1.7 g (typ.)


Unit: mm

#### **Package Dimensions**

SOP28-P-450-1.27







Weight: 0.8 g (typ.)

#### RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

23

The information contained herein is subject to change without notice.